## DESIGN OPTIMIZATION OF THE GALLIUM NITRIDE HETEROSTRUCTURE FIELD-EFFECT TRANSISTOR WITH A GRAPHENE HEAT-REMOVAL SYSTEM

#### V. Volcheck, I. Lovshenko, V. Stempitsky Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus

# vlad.volchek@bsuir.by

# I. INTRODUCTION

The self-heating effect has a considerable influence on the characteristics of the heterostructure field-effect transistor (HFET) based on gallium nitride (GaN) [1,2]. To reduce the maximum temperature in GaN HFETs, a variety of thermal solutions has been attempted. These include diamond substrate [3], flip-chip bonding [4], backside metal deposition [5] and heat-eliminating element [6]. We have recently investigated [1] the dc and small signal performance of the HFETs with a graphene heat-removal system closely resembling that used by Yan *et al.* [6]. The graphene heat-eliminating element is connected with a heat sink outside the device structure and is designed specifically for removing the heat immediately from the maximum temperature region, thus providing an additional heat-escape route. To enhance the graphene heat-removal system, we have proposed [2] the formation of a trench in the passivation layer in which a high thermal conductivity material, such as boron nitride, boron arsenide or synthetic diamond is deposited.

This paper is dedicated to the design optimization of the GaN HFET with a graphene heat-removal system enhanced by a trench in the passivation layer filled by diamond.

## II. DEVICE STRUCTURE

The main object of the research is a GaN HFET with a graphene heat-removal system shown in Figure 1. After the solidus signs, the region thicknesses are indicated. The source-to-gate and gate-to-drain distances equal to 2 and 3  $\mu$ m, respectively. The length and the width of the gate are 0.5  $\mu$ m and 1 mm. The lengths of the diamond layer and the graphene heat-eliminating element equal to 2.8 and 3.9  $\mu$ m.



Figure 1. GaN HFET with a graphene heat-removal system

#### **III. RESULTS**

In Figure 1, the parameter *h* denotes the distance between the gate and the top surface of the GaN HFET uncovered by the graphene heat-eliminating element. If the top surface of the device is lowered by 0.05 and 0.1  $\mu$ m, which corresponds to *h* values of 0.05 and 0  $\mu$ m, the cut-off frequency increases by 1.2 and 3.3%, from 33.0 to 33.4 and 34.1 GHz, respectively. The maximum frequency of oscillation grows by 3.0 and 9.0%, from 114.0 to 117.4 and 124.2 GHz, respectively.

Figure 2 shows the dependence of the cut-off frequency and the maximum frequency of oscillation on the gate-to-drain distance ( $L_{GD}$ ). If the parameter  $L_{GD}$  is raised from 3 to 6 µm, leading to an increase in the lengths of the diamond layer and the graphene heat-eliminating element, the cut-off frequency and the maximum frequency of oscillation decrease by 11.0 and 10.0%, to 29.4 and 102.6 GHz, respectively.



Figure 2. Cut-off frequency (a) and maximum frequency of oscillation (b) as functions of the gate-to-drain distance

## IV. CONCLUSIONS

We have conducted the design optimization of the GaN HFET with a graphene heat-removal system enhanced by a trench in the passivation layer filled by diamond. A reduction in the parameter *h* leads to a relatively small improvement in the small-signal performance quanitites, since the heat-eliminating element approaches the maximum temperature region.

#### ACKNOWLEGMENTS

This work is supported by the grant 3.1 of Belarusian National Scientific Research Program "Photonics and Electronics for Innovations".

#### REFERENCES

[1] V. S. Volcheck, I. Yu. Lovshenko, V. T. Shandarovich, Dao Dinh Ha, "Gallium Nitride High-Electron Mobility Transistor with an Effective Graphene-Based Heat Removal System", Doklady BGUIR, Vol. 18, pp. 72-80, 2020.

[2] V. S. Volcheck, V. R. Stempitsky, "Gallium Nitride Heterostructure Field-Effect Transistor with a Heat-Removal System Based on a Trench in the Passivation Layer Filled by a High Thermal Conductivity Material", Doklady BGUIR, Vol. 19, pp. 74-82, 2021.

[3] K. Hirama, Y. Taniyasu, M. Kasu, "AlGaN/GaN High-Electron Mobility Transistors with Low Thermal Resistance Grown on Single-Crystal Diamond (111) Substrates by Metalorganic Vapor-Phase Epitaxy", Appl. Phys. Lett., Vol. 98, Art. no. 162112, 2011.

[4] J. Sun, H. Fatima, A. Koudymov, A. Chitnis, X. Hu, H.-M. Wang, J. Zhang, G. Simin, J. Yang, M. Asif Khan, "Thermal Management of AlGaN-GaN HFETs on Sapphire Using Flip-Chip Bonding with Epoxy Underfill", IEEE Electron. Device Lett., Vol. 24, pp. 375-377, 2003.

[5] G. Pavlidis, S. H. Kim, I. Abid, M. Zegaoui, F. Medjdoub, S. Graham, "The Effects of AlN and Copper Back Side Deposition on the Performance of Etched Back GaN/Si HEMTs", IEEE Electron. Device Lett., Vol. 40, pp. 1060-1063, 2019.

[6] Z. Yan, G. Liu, J. M. Khan, A. A. Balandin, "Graphene Quilts for Thermal Management of High-Power GaN Transistors", Nat. Commun., Vol. 3, Art. no. 827, 2012.