Skip navigation
Please use this identifier to cite or link to this item: https://libeldoc.bsuir.by/handle/123456789/62958
Full metadata record
DC FieldValueLanguage
dc.contributor.authorLanin, V. L.-
dc.contributor.authorEmel’yanov, V. A.-
dc.contributor.authorPetukhov, I. B.-
dc.date.accessioned2026-02-12T12:06:44Z-
dc.date.available2026-02-12T12:06:44Z-
dc.date.issued2024-
dc.identifier.citationLanin, V. L. Chapter 7. Technology for the Assembly and Mounting of Micromodules / V. L. Lanin, V. A. Emel’yanov, I. B. Petukhov // Surface Engineering and Applied Electrochemistry. – 2024. – Vol. 60, No. 3. – P. 408–453.en_US
dc.identifier.urihttps://libeldoc.bsuir.by/handle/123456789/62958-
dc.description.abstractThe operation of mounting chips into packages is the most critical in the technological assembly of electronic products, pivotal for ensuring precise chip positioning, robust mechanical connection, reliable electrical contact, and efficient heat dissipation. Whether accomplished through soldering with eutectic alloys or low-melting-point solders, or via bonding onto a conductive composition, chip mounting must adhere to stringent criteria: high joint strength under thermal cycling and mechanical loads, low electrical and thermal resistance, minimal mechanical stress on the chip, and the absence of contaminants. To elucidate the thermal dynamics and mechanical stress involved, a thermal model of a power transistor with a soldered chip on a chip holder is explored. This model facilitates the determination of thermal resistance and maximum mechanical stress in the chip post-cooling. Automated technological equipment for chip mounting by vibration and ultrasonic soldering is presented, as well as the peculiarities of mounting transistor chips in D-Pak and Super-D2Pak casings, and in power electronics modules. Transitioning towards mounting with rigidly organized leads necessitates the operation of forming a matrix structure of solder leads. This operation is executed through various methods, including induction heating, laser irradiation, and others, to ensure optimal performance and reliability.en_US
dc.language.isoenen_US
dc.publisherAllerton Press, Inc.en_US
dc.subjectпубликации ученыхen_US
dc.subjectmicromodulesen_US
dc.subjectassemblyen_US
dc.subjectmountingen_US
dc.subjectsolderingen_US
dc.subjecttemperature profileen_US
dc.subjectassembly defectsen_US
dc.titleChapter 7. Technology for the Assembly and Mounting of Micromodulesen_US
dc.typeArticleen_US
dc.identifier.DOIhttps://doi.org/10.3103/S1068375524700078-
Appears in Collections:Публикации в зарубежных изданиях

Files in This Item:
File Description SizeFormat 
Lanin_Chapter7.pdf86.75 kBAdobe PDFView/Open
Show simple item record Google Scholar

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.